www.chms.ru -  

-    

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 [ 188 ] 189

. D., Improvements in or relating to digital registers, . ., . G4 (G06f), 981296.

t n - , The digital computer, Oxford-London; Pergamon Press, 1966.

PaulG. T. et aL, High-speed multiplier, . , . 235-164, 3115574.

P a u I G. ., D i a J. F., A m d a h 1 G.M., Large scale shifter, . , . 340-172. 5, 3274556.

P i 1 a t M., Logique a trois etats stables, laquo;Electronique raquo;, 1966, N 57, . 3-8.

P 1 a t z e r G. ., Using transistors circuits to multiply and divide, laquo;EIectronics raquo;, 1966, 39, N 7, . 109-115.

PodegsA., Strukture of systems 360-4. Channel design considerations, laquo;IBM Systems J. raquo;, 1964, 3, 2, . 165-180.

PomereneJ.H., Cocke J., Asynchronous adder-substractor system, . , . 235-153, 3051387.

Pomerene J. H., Asynchronous add-substract system, . , . 235-153, 3058656.

PotockiA., Dispositif et precede pour effectiier des operations arithmetiaues, . ., . G06d, Ns 80453.

Pugmire J. M., Improvements in adders, . ., . G4A (G06f), 1038770.

Q u a st se J. ., e i r R., A paraller accumulator a general-purpose computer, laquo;1 Trans. Electron. Comput. raquo;, 1967, 16, 2, . 165-171.

Reach R. W., Jr.; Ka n n W. N., Data processing apparatus, . , . 235-175, 3003695.

Reijns G. L., High-speed binary parallel adder, laquo;Tijdschr. Ne-derl. radiogen. raquo;, 1962, 27, 1, . 1-15.

R ice R., Photologic arithmetic circuits, . , . 235-176, 3138704.

R i h a d s R. K-, Electronic digital systems. New York-London-Sydney, John Wiley and sons, inc., 1966.

R i h a r d s n A., FossR. C, New binary counter circuit, laquo;Electron. Letters)), 1965, 1, 10, . 273.

R i 1 e W. ., Illiac 4, worlds fastest computer, wont be slowed by criticism, laquo;Electronics raquo;, 1967, 40, N 10, . 141-144.

RiordanR. H. S., MortonR.R. A., The use of analog techniques in binary arithmetic units, laquo;1 Trans. Electron. Comput. raquo;, 1965, 14, N 1, . 29-35.

Roth H.H., Linear binary shift register circuits utilising minimum number of Mod-2 adders, laquo;1 Transactions on Information Theory raquo;, 1965, 11, N 2, . 215-220.

R t h R. I., F I e i s h e r H., Mixed code calculator, . , . 235-175, 3191014.

R t h R. I., F 1 e i s h e r H., Square root device employing converging approximation, . , 235-164, 3234369.

R t h R. I., F I e i s h e r H., Photoconductive combinational multiplier, . , . 235-164, 3163749.

RozierC. P., Decimal-to-binary conversion using octal radix arithmetic, laquo;IRE Trans. Electron. Comput. raquo;, 1962,11, N5, . 708-709.



R usso R. L., Synthesis of error-tolerant counters using minimum distance three state assignements, laquo;1 Trans. Electron Comout raquo;

1965, 14, N 3, . 359-366. laquo;-omput. raquo;, Santos J.. Arango H., Base, 3 vs base 2 synchronous

arithmetic units, laquo;1 Trans. Electron. Comput. raquo;, 1964 13 F, 608-609. p-

S a s a i A., Addition and substraction in residue number systems, laquo;1 Trans. Electron. Comput. raquo;, 1967, vol. EC-16 N 2 157-164.

S a n 1 n J. M., T r n g H. C, The design of binary adders with a flexible criterion function, laquo;1 Internal. Convent. Rec raquo; 1966 14, N 3, . 44-60.

S h a e f e r D. H., Full binary adder, . , . 235-176 3196261.

S h m i t t E. I., S m i t h J. G., Digital computing systems . , . 235-176, 3023963.

S h m i 11 W. P., Parallel adder with fast carry network, , . 235-175, 3192369.

SchmooklerM. S., Microelectronics opens the gate to faster digital computers, laquo;Electron. Designs, 1966, 14, N 16, . 52-57.

Schmookler M. S., Perform binary division fast, laquo;Electron Design raquo;, 1966, 14, N 17, . 61-65.

SchonhageA., Multiplikation groBer zahlen, laquo;Computing raquo;,.

1966, I, N 3, . 182-196.

SchCtze D., S h ij t z e L., Elektronische fZaahlvorricht-ung mit Vor-Ruckwartszahlung, . , . 21 ai, 36/22 (), 45108.

S 1 1 a I., reversible decade counter with simmetrical 1-2-4-2 coding, laquo;Electron. Eng raquo;. 1965, 37, N 449, . 468-470, 493, 500.

S e e d s R. . et al.. Integrated complementary transistor nanosecond logic, laquo;1 Proc. raquo;, 1964, 52, N 12, . 1584-1590.

Sierra H. M., Division system, . , . 235-160, 3028086.

Sierra . ., Multiplier system, . , . 235-160, 3033455.

S i . ., Matrix arithmetic system with input and output error checking circuits, . , . 235-153, JV 3063636.

Sil verb erg ., Logic circuits, . , . 307-88.5, 3274398.

S i m s J. , Jr., High speed asynchronous computer, . , . 307-88, 3290511.

S 1 a S., Ma D n a 1 d R., High speed binary to decimal conversion, laquo;EDN Electron. Engrs Design Mag. raquo;, 1967, 12, N 5, . 54-57.

SladeA. ., u D. A., Cryotron translators, . , . 235-164, o 3019978.

Snyder Y. ., Digital counter configurations, laquo;Data Syst. Eng raquo;, 1963, 18, N 10, 16-18.

SquireJ. S., An 11-cryotron full adder, laquo;IRE Trans. Electron. Conput. raquo;, 1962, 11, 5, . 710-711.



S t f f d R. ., Apparatus for performing tiigh speed division, . , . 235-164, 3023961.

Stein . L., Divide-and-Correct Methods for Multiple Procession Division, laquo;Comm. of the raquo;, 1964, 7, N 8, . 472- 478.

S t e v e n s W. I., Structure of system 360-2 System Implementations, laquo;IBM System J. raquo;, 1964, 3, N 2, . 136-143.

Stewart J. R., High speed binary divider, . , . 235-164, 3192365.

Stone . S., One-pass compilation of arithmetic expressions for a parallel processor, laquo;Communs raquo;, 1967,10, N 4, . 220-223.

SvobodaA., ValachM., Arithmeticky obvod operacni jednotsky, . ., . 42m, 14. 99069.

S w e e D. W., Divider device for skipping a string of zeros or radix-minusone digits, . , . 235-164, 3145296.

a n a a R. I., Some options in the design of a residue arithmetic computer, laquo;Proc. Nat. Electron. Conf., Chicago, 111., 1963 raquo;, Chicago, 111., 1963, . 123-130.

T h r n t n J. .. Parallel Operation in Control Data 6600, laquo;AFIPS-Joint . Conf.- Proc. raquo;, 23, part 2, 1964. . 33-40.

T i 1 t n . J., Asynchronous multiplier, . , . 235-165, 3085747.

TomasuloR. , An efficient algorithm for exploiting multiple arithmetic units, laquo;IBM J. Res. and Developms, 1967, 11, N 1, . 25-33.

UdagawaK., GotoM., Generalized minimal representation of binary numbers and its application to nonrestoring binary division, laquo;Electronics and Communications in Japan*, 1965, 48, N 5, . 79-89.

, , . ., . 114 513, 21268.

V 1 t i I. V., Floating point arithmetic circuit, . , . 235-164, 3193669.

W g n E. G., High speed binary counter, . , . 340-174, 3177474.

W a u 1 i z A., Podstawy arytmetyczne kodow liczbowych, a e w ., Arytmometry elektronicznych maszyn cyfrowych, Warszawa, 1961.

Walker J. A., Simplify NAND-circuits cynthesis, laquo;Electron Design raquo;, 1966, 14, N 6, . 203-209.

W a 1 e r M., The neglected EXCIUSIVE OR laquo;EDN Electron. Engrs Design. Mag. raquo;, 1967, 12, N 6, . 78-81.

W a 1 I a e . S., A suggestion for a fast multiplier, laquo;1 Trans. Electron. Comput. raquo;, 1964, 13, N 1, . 14-17.

W a r 1 i t z G., Uber eine Schaltungsalgebra fiir NOR and NAND, laquo;Electron. Datenverarb.*, 1967, 9, N 2, . 65-73.

Webb J. A., High speed binary adder and/or substractor circuit, . , . 235-175, 3170063.

WebbJ.A., A high-speed digital computation technique, laquo;Elec-tron. Design raquo;, 1964, 12, N 14, . 30-33-



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 [ 188 ] 189